



MS-14141 Ver : 0.A






PROCESSOR HYPERTRANSPORT INTERFACE

VLDT_Ax AND VLDT_Bx ARE CONNECTED TO THE LDT_RUN POWER SUPPLY THROUGH THE PACKAGE OR ON THE DIE. IT IS ONLY CONNECTED ON THE BOARD TO DECOUPLING NEAR THE CPU PACKAGE



Athlon 64 S1 Processor Socket




LAYOUT: Place bypass cap on topside of board



NEAR HT POWER PINS THAT ARE NOT CONNECTED DIRECTLY TO DOWNSTREAM HT DEVICE, BUT CONNECTED INTERNALLY PLACE CLOSE TO VLDT0 POWER PINS

	MICRO-STAR INT'L CO.,LTD.
Title	AMD S1 HT I/F
Size	Document Number
Custom	MS-14141
Rev	0.A
Date:	Tuesday, September 26, 2006
Sheet	2 of 37


VDD_VTT_SUS CPU IS CONNECTED TO THE VDD_VTT_SUS POWER SUPPLY THROUGH THE PACKAGE OR ON THE DIE. IT IS ONLY CONNECTED ON THE BOARD TO DECOUPLING NEAR THE CPU PACKAGE





Processor DDR2 Memory Interface





ATHLON Control and Debug












Place within 500 mils of b
route 5/10




MICRO-STAR INT'L CO., LTD.


C51MV/D HT CPU





MSI Link to other Features		MICRO-STAR INT'L CO.,LTD.	
Title		C51MV/D HT SB	
Size B	Document Number MS-14141	Rev 0.A	
Date: Tuesday, September 26, 2006	Sheet 9	of 37	





For PCIE on board
Present need to
connect to gnd





C51MV
PART 4 OF 5
FLAT PANEL














MSI MICRO STAR INTERNATIONAL LTD.

10


Title MCBE1 (RWB & DECOMBI INC)

MCP31(PWR & DECOUPLING) Document Number Rev

B MS-14141 0.A

Date: Tuesday, September 26, 2006 Sheet 16 of 37



1




MSI Like the first time.

MICRO-STAR INT'L CO.,LTD.

Title		MS-14141	
Size	Document Number	Rev	0.A
B	MS-14141		
Date:	Tuesday, September 26, 2006	Sheet	17 of 37




POWER ON/OFF/S3/S4 NOISE CONTROL D-S interchange




Close To Power Source
POWER ON/OFF/S3/S4 NOISE CONTROL

New Modify FAN7031 -> APA2031
Sch 03/06




New Modify
Sch 03/06




Internal Speaker Amp

Delete Sch 3/06
ISOLATION
INTERNAL AMP &
LINEOUT




LineIn Jack





MIC Jack


Modify Sch 03/06
SE_MODE#
->MUTE Sch



POWER ON/OFF/S3/S4 NOISE CONTROL





PHONE Jack





Internal Speaker
Connector


	MICRO-STAR INT'L CO.,LTD.
Title	Amp & Jack
Size	Document Number
Custom	MS-14141
Rev	0.A
Date:	Tuesday, September 26, 2006
Sheet	19 of 37




















MDC Connector Ver 1.5














3S1P: Charge current set 1.5 Amp
 Pre-charger: Charge current set 200mA




ENCHG -2P	PRE_CHG	ENCHG	
0	1	1	Pre-charge
1	0	1	3S1P-Fast charge
0	0	0	STOP CHARGE










Components encircled are not necessary because the PSI_L signal input of 0Z826 is fully compliant with AMD specification.

CPU_PSI# can be directly connected to SKI



E1
South
Brige
AL FOIL
for EMI

South Brige AL FOIL_NC

E2
MDC Module

MDC_Module_NC

E6
RJ45
MYLAR

RJ45_MYLAR

E7
DDR
MYLAR

DDR_MYLAR

E16
M/B
Mylar

M/B_MYLAR

E17
MB HD
MYLAR

HD_MYLAR

E18
MB HD
MYLAR

HD_MYLAR

SCREW1
Screw

Screw

SCREW2
Screw

Screw

SCREW4
Screw

Screw

SCREW5
Screw

Screw

PCB1
PCBA

PCBA

SCREW7
Screw

Screw

SCREW8
Screw

Screw

SCREW6
Screw

Screw

SCREW3
Screw

Screw

SCREW9
Screw

Screw

BAT1
RTC Battery

RTC battery

E11
MB HD
MYLAR

HD_MYLAR

E14
NEW CARD
PCI-EXPRESS-CARD
E23-1016011-T01

E15
COVER
PCI-E
Mylar

PCI-E_MYLAR

E13
BIOS
LABEL

BIOS_LABEL_NC



MICRO-STAR INT'L CO.,LTD.


Title
Screw2

Size
A Document Number

Rev
O.C

MS-14141

Date: Tuesday, September 26, 2006 Sheet 35 of 37



History 0A-->0B

- 1.P14. correct CNB1 RTC Batt , RTCVCC and GND pin define for Con type from Horizontally to Vertically
- 2.P26. correct USB 1,2,3,4 pin define 5V,GND,D+,D-
- 3.P27. correct U16 power source from +3VSUS to +3VALW
- 4.P21. correct U10A pin2 pull down 100K to avoid LCD white Screen on boot intial.
- 5.P18. correct Q19 D1 D2 short together with Front_out_R_ISO and Front_out_L_ISO
- 6.P4. correct R190,191,192,193,194 power source from +1.8VRUN to CPU_VDDIO_SUS
- 7.P19. correct c432 bypass Cap. from 10U to 0.47U.
- 8.P21. EMI change COM choke to RC for LVDS signal
- 9.P26. EMI change add OR for AZ_SDOUT,SYNC,RST for test
- 10.P27 Shit D15 from CRTL SUSPWROK to RUN_PWRGD for LM86 CPU_Crit# to shutdown system power and programe by EC at 105C
- 11.P30,P31,P32, Cancel ALL power GAP G1,G2,G3,G4,G5,G6,G7 to Short.